## IEEE P802.15

## Wireless Personal Area Networks

| Project | IEEE P802.15 Working Group for Wireless Personal Area Networks (WPANs) |
| :---: | :---: |
| Title | Modified PHY Header |
| Date <br> Submitted | [30_June, 2010] |
| Source | [Jaeseung Son, Samsung Electronics] E-mail:[js1007.son@samsung.com] <br> [Sangkyu Lim, ETRI] [sklim@etri.re.kr] |
| Re : | 섭식 |
| Abstract | Modified PHY Header based on LB comments |
| Purpose | [TG 7 received about PHY header related comments in LB. This document is 삭제 response about PHY header comments] |
| Notice | This document has been prepared to assist the IEEE P802.15. It is offered as a basis for discussion and is not binding on the contributing individual(s) or organization(s). The material in this document is subject to change in form and content after further study. The contributor(s) reserve(s) the right to add, amend or withdraw material contained herein. |
| Release | The contributor acknowledges and accepts that this contribution becomes the property of IEEE and may be made publicly available by P802.15. |

### 6.4 PPDU format

This clause specifies the format of the PPDU packet.
For convenience, the PPDU packet structure is presented so that the leftmost field as written in this standard shall be transmitted or received first. All multiple octet fields shall be transmitted or received least significant octet first and each octet shall be transmitted or received least significant bit (LSB) first. The same transmission order should apply to data fields transferred between the PHY and MAC sublayer.

Each PPDU packet consists of the following basic components:
a) A SHR, which allows a receiving device to synchronize and lock onto the bit stream.
b) A PHR, which contains frame length information.
c) A variable length payload, which carries the MAC sublayer frame.

### 6.4.1 General packet format

The PPDU packet structure shall be formatted as illustrated in Figure 21.


### 6.4.1.1 Preamble field

The preamble field is used by the transceiver to obtain chip and symbol synchronization with an incoming message. The standard defines one fast locking pattern followed by choice of 4 preambles for the purposes of distinguishing different PHY topologies.

The preamble first starts with a fast locking pattern of at least 64 alternate 1's and 0's. This maximum transition sequence provides the ability to lock the clock and data recovery circuit in the quickest time. The fast locking pattern length shall not exceed 16384 bits. Before the clock and data recovery (CDR) attains lock and recovers the clock, it has no way of determining the logic value of the transmitted sequence. After the fast locking pattern, 4 repetitions of one of four preambles are sent.


Figure 23-Default preamble transmission

| P1: 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| P2: 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| P3: 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| P4: 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |

Figure 24-Preambles for various topology modes
The preamble of Figure 24 shall be transmitted using an OOK modulation. If there are multiple light sources supported by the device, all light sources shall transmit the same preamble simultaneously.

It is also acceptable to invert the proposed preamble sequences and transmit; that is, the PHY can select whether to transmit each preamble sequence or its inversion. The advantage of doing this is that this allows for two preamble sequences to be searched for simultaneously at the receiver for a given MAC operating mode and allow co-existence of two piconets in a given operating mode, without any increase in complexity.

The same preamble sequences are used for low rate and high rate PHY. The number of repetitions of the fast locking pattern can be extended by the MAC during idle time or for different operating modes for better synchronization or to provide visibility or image array device discovery.

P1 can be used with any topology and can also be used for visibility support frames.

### 6.4.1.2 Preamble for burst mode

The fast locking pattern can be dropped for the burst mode since it is already synchronized to the transmitter. This reduces the preamble length by half and provides higher throughput at the MAC layer.

Table 21-Preamble for MAC operation code

| Preamble | Topology operating mode |
| :---: | :---: |
| P1 or inverted P1 | topology independent |
| P2 or inverted P2 | peer to peer |
| P3 or inverted P3 | star |
| P4 or inverted P4 | broadcast |

'4' repetitions

## Preamble Pattern repetitions



Burst mode preamble transmissions(no fast locking pattern)
Figure 25-Burst preamble transmission

### 6.4.1.3 PHY header

The header, as shown in Table 23, shall be transmitted with an OOK modulation. If there are multiple light sources supported by the device, all light sources shall transmit the same header contents simultaneously. The band plan ID field in this case shall be that of the lowest band plan ID.

| Table 23-PHY Header |  |  | 서식 있음: 글꼴: 10 pt |
| :---: | :---: | :---: | :---: |
|  |  |  | 서식 있음: 가운데 |
| PHY header fields | Bit width | Explanation on use | 서식 있는 표 |
| Burst mode | 1 | Reduce preamble and IFS |  |
| Channel number | $\underline{3}$ | Band plan ID |  |
| MCS ID | $\underline{6}$ | Provide information on PHY type and data rate |  |
| Length of PSDU | 16 | $\frac{\text { Length up to aMaxPHYPacketSize }}{(\text { Table 24) }}$ |  |
| Reserved fields | $\underline{6}$ | Future use |  |
| HCS | 16 | Header check sequnce | 서식 있음: 글꼴: 10 pt |
| 6.4.1.3.1 Burst mode <br> The burst mode bit is for the next packet. It indicates that next packet is burst mode. Refer to 6.4.1.2 Preamble for burst mode for more detailed information. |  |  | 서식 있음: 표준, 간격 단락 뒤: 0 pt |
|  |  |  | $\begin{aligned} & \text { 서ㅅㅣㅣ 있응: 기본 단란 글꼴, } \\ & \text { 흘꼴: (한흙) } \\ & \text { 없믐, (한글) 한국어 } \end{aligned}$ |
| 6.4.1.3.2 Channel number |  |  | 서식 있음: SC4008, 글꼴: (한글) 맑은 곡, 12 pt , 굵게, 글꼴 색: 자동 |
| Channel number is code in Table 1. The codes in Table 1 are used to indicate the frequency band containing the spectral peak (energy) for the transmitted packet. Refer to 6.1.2 Operating frequency range and channel assignments for more detailed information |  |  | 서식 있음: SP196634, 간격 앞: 24 pt |
|  |  |  | 서식 있음: 글꼴 색: 자동 |
|  |  |  | 서식 있음: 글꼴: 굵게 없음 |
|  |  |  | 서식 있음: 글꼴: 10 pt |
| 6.4.1.3.3 MCS ID |  |  | $\begin{aligned} & \text { 서ㅅㅣㅣ 있음: SC4008, 글꼴: (한글) } \\ & \text { 맑은 고긱, } 12 \mathrm{pt} \text {, 굵게, 글꼴 } \\ & \text { 색: 자동 } \end{aligned}$ |


| MCS indication |  | PHY type | Data rate | unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 000000 | 1 | 11.67 | kbps |  |
| 1 | 000001 | 1 | 24.44 | kbps |  |
| 2 | 000010 | 1 | 48.89 | kbps |  |
| 3 | 000011 | 1 | 73.3 | kbps |  |
| 4 | 000100 | 1 | 100 | kbps |  |
| 5 | 000101 | 1 | 35.56 | kbps |  |
| 6 | 000110 | 1 | 71.11 | kbps |  |
| 7 | 000111 | 1 | 124.4 | kbps |  |
| 8 | 001000 | 1 | 266.6 | kbps |  |
| 16 | 010000 | 2 | 1.25 | mbps |  |
| 17 | 010001 | 2 | 2 | mbps |  |
| 18 | 010010 | 2 | 2.5 | mbps |  |
| 19 | 010011 | 2 | 4 | mbps |  |
| 20 | 010100 | 2 | 5 | mbps |  |
| 21 | 010101 | 2 | 6 | mbps |  |
| 22 | 010110 | 2 | 9.6 | mbps |  |
| 23 | 010111 | 2 | 12 | mbps |  |
| 24 | 011000 | 2 | 19.2 | mbps |  |
| 25 | 011001 | 2 | 24 | mbps |  |
| 26 | 011010 | 2 | 38.4 | mbps |  |
| 27 | 011011 | 2 | 48 | mbps |  |
| 28 | 011100 | 2 | 76.8 | mbps |  |
| 29 | 011101 | 2 | 96 | mbps |  |
| 32 | 100000 | 3 | 12 | mbps |  |
| 33 | 100001 | 3 | 18 | mbps |  |
| 34 | 100010 | 3 | 24 | mbps |  |
| 35 | 100011 | 3 | 36 | mbps |  |
| 36 | 100100 | 3 | 48 | mbps |  |
| 37 | 100101 | 3 | 72 | mbps |  |
| 38 | 100110 | 3 | 96 | mbps |  |
|  | others |  |  | Reserved |  |

### 6.4.1.3.4 Length of PSDU

The PSDU length field is 16 bits in length and specifies the total number of octets contained in the

6.4.1.3.5, Reserved fields
6.4.1 3.6 HCS

The PHY header shall be protected with a 2 octet CRC-16 header check sequence (HCS). A schematic of the CRC processing is shown in annex J. The HCS bits shall be processed in the transmit order. The registers shall be initialized to all ones
6.4.1.3.7 Channel estimation sequence

The channel estimation sequence is optional and is used in PHY Type 3. The information about PHY type 3 is obtained after decoding the PHY header. The length of channel estimation sequence is 8 bit. Refer to 6.8.6.1 CSK Calibration for more detailed information.

### 6.4.1.5 PSDU field




## 페이지 2: [1] 삭제됨

## Jason (Jaeseung Son)

2010-06-30 PM 2:51:00

| Octets: <br> variable | $\mathbf{3}$ |  |  | variable | $\mathbf{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Preamble | Frame length <br> (7 bits) | Reserved <br> (1 bit) | HCS <br> (16 bits as <br> defined in <br> $6.4 .1 .5)$ | PSDU | Frame Check <br> Sequence <br> (as defined in <br> 6.4.1.6) |
| SHR | PHR |  |  |  | PSDU |

Figure 21-Format of the PPDU
In the case of CSK, the CSK PPDU of Figure 22 is used after link establishment.
페이지 5: [2] 삭제됨 Jason(Jaeseung Son) 2010-07-09 AM 8:48:00

The CRC calculation used for the header is CCITT CRC-16 as per subclause 6.4.1.6. The combination of the PHY header and the MAC header shall be protected with a 2 octet header check sequence (HCS). The HCS shall be the one's complement of the remainder generated by the modulo-2 division of the PHY header by the polynomial: $x^{16}+x^{12}+x^{5}+1$. The HCS bits shall be processed in the transmit order. All HCS calculations shall be made prior to data scrambling. The registers shall be initialized to all ones.

### 6.4.1.6 Frame Check Sequence

The frame shall be protected with a CCITT CRC-16 frame check sequence (FCS). The FCS shall be the one's complement of the remainder generated by the modulo-2 division of the protected frame by the polynomial $x 16+x 12+x 5+1$. The protected bits shall be processed in transmitted order. All FCS calculations shall be made prior to data scrambling. A schematic of the processing is shown in Figure 26.

CCITT CRC-16 CALCULATOR

2. Shift serial data input through the shift register
3. Take ones complement of the remainder
4. Transmit out serial $\mathrm{X}^{15}$ first


Figure 26-CCITT CRC-16 Implementation
b0. b31

The leftmost bit (b0) is transmitted first in time.
The ones complement for this sequence would be the following:
0101101101010111
b0. .b15

The leftmost bit (b0) is transmitted first in time. Bit b0 corresponds to x15 in the Figure 26.
An illustrative example of the HCS calculation using the information from Figure 26 is shown in Figure 27.

| Data | CRC Registers msb 1sb |  |
| :---: | :---: | :---: |
|  | 1111111111111111 | ; Initialize preset to ones |
| 0 | 1110111111011111 |  |
| 1 | 1101111110111110 |  |
| 0 | 1010111101011101 |  |
| 1 | 0101111010111010 |  |
| 0 | 1011110101110100 |  |
| 0 | 0110101011001001 |  |
| 0 | 1101010110010010 |  |
| 0 | 1011101100000101 |  |
| 0 | 0110011000101011 |  |
| 0 | 1100110001010110 |  |
| 0 | 1000100010001101 |  |
| 0 | 0000000100111011 |  |
| 0 | 0000001001110110 |  |
| 0 | 0000010011101100 |  |
| 0 | 0000100111011000 |  |
| 0 | 0001001110110000 |  |
| 0 | 0010011101100000 |  |
| 0 | 0100111011000000 |  |
| 0 | 1001110110000000 |  |
| 0 | 0010101100100001 |  |
| 0 | 0101011001000010 |  |
| 0 | 1010110010000100 |  |
| 1 | 0101100100001000 |  |
| 1 | 1010001000110001 |  |
| 0 | 0101010001000011 |  |
| 0 | 1010100010000110 |  |
| 0 | 0100000100101101 |  |
| 0 | 1000001001011010 |  |
| 0 | 0001010010010101 |  |
| 0 | 0010100100101010 |  |
| 0 | 0101001001010100 |  |
| 0 | 1010010010101000 |  |

